CS471 Project Proposal: PolyRack-Beyond Hotness

Tiered Memory Management Beyond Hotness

Mayeul Besnard
EPFL
Lausanne, Switzerland
mayeul.besnard@epfl.ch

Sergio Boffi
EPFL
Lausanne, Switzerland
sergio.boffi@epfl.ch

***Abstract*—Tiered memory systems combine a fast tier (local DRAM) with a larger but slower tier (e.g., CXL-attached memory) and typically decide data placement based on access frequency ("hotness"). Liu et al. [1] argue that hot data is not necessarily performance-critical, because memory-level parallelism (MLP) can hide most of the slow-tier latency of some accesses but not of others. They introduce the Amortized Offcore Latency (AOL) metric and build on it SOAR, an AOL-guided first-placement policy. In this project we will reproduce the main claims of the paper (hotness is a poor proxy of performance, AOL is a better predictor of slowdown, SOAR outperforms state-of-the-art tiering systems) on a traditional server and, if time permits, evaluate whether these techniques also improve memory management on the PolyRack disaggregated rack architecture [2].**

I. Introduction and Problem Statement

A. Why is the problem important?

Server performance can be measured in many different ways, but the most common and relevant remains the number of instructions executed per cycle: Perf $\propto$ IPC $= 1/\text{CPI}$. Whenever the CPU requests data from memory, an LLC (Last-Level Cache) miss may occur, meaning that the requested piece of data is not available in any of the cache levels. When this happens, the CPU might wait many cycles to get an answer from the main memory (stall cycles), and therefore performance starts degrading. Memory-intensive datacenter workloads keep growing in footprint, and provisioning all of their memory in DRAM is expensive. Tiered memory architectures add a cheaper, higher-capacity slow tier (CXL memory, remote NUMA node) next to the fast DRAM tier. Since the new tier is slower (2–3$\times$ slower than DRAM), the way data is distributed across tiers determines how many memory stalls the application suffers.

B. What is involved in the problem?

The problem involves:

- The two memory tiers and their latencies T_{DRAM} and T_{CXL}
- The access pattern of each object
- Hot and cold objects/pages
- The initial placement policy
- The page migration policy

A simple first-order model makes the dependencies explicit. Let $\alpha_{\text{DRAM, hot}}$, $\alpha_{\text{DRAM, cold}}$, $\alpha_{\text{CXL, hot}}$ and $\alpha_{\text{CXL, cold}}$ be the fraction of hot and cold memory accesses served by DRAM and CXL. Then the average memory latency is :

$$T_{\text{total}} = (\alpha_{\text{DRAM, hot}} + \alpha_{\text{DRAM, cold}})\, T_{\text{DRAM}} + (\alpha_{\text{CXL, hot}} + \alpha_{\text{CXL, cold}})\, T_{\text{CXL}} \quad (1)$$

State-of-the-Art (SOTA) tiering systems put hot data into DRAM. Following this model, one would decrease $\alpha_{\text{CXL, hot}}$ to increase $\alpha_{\text{DRAM, hot}}$. Since we know that CXL accesses are more costly in terms of latency, this might look like an optimal solution, but the next section shows why these tiering systems don't always help lower T_{total}.

C. What causes the problem?

First, we need to point out that slow-tier accesses and page migrations are expensive in terms of latency (each migration can take several μs). To reduce the slowdown, we need to find a way to decide whether a page should migrate or whether an object should be placed in the fast or the slow tier. Having an effective initial placement algorithm allows us to have fewer page migrations, hence reducing the total slowdown. As we have seen, SOTA uses hotness as a metric to make tiering decisions, but hotness ignores memory-level parallelism (MLP). In out-of-order (OoO) cores, memory requests can be overlapped (when possible), so the effective cost of an access is the latency of that access divided by the number of concurrent accesses.

Let us consider two different data structures of the same size that need to be repeatedly scanned: an array and a linked list. When scanning an array, we already know the address of each element of the array, but in a linked list, we need to read element x to be able to reach element $x + 1$. Suppose we perform this scan on a tiered memory system with an OoO processor: the accesses to the array can be parallelized (MLP > 1), while the accesses to the linked list must be serialized (MLP $= 1$). Let us suppose that hotness is measured over a fixed period of time. We can now imagine that the array has been accessed many more times, because the core rarely stalls while scanning it. This makes it hotter, so it gets placed in the fast tier. This decision might help reach the array faster, but it drastically increases the time needed to access the linked list. Formally, let us adopt a more precise latency model. Let α_1, α_2, α_3, α_4 be the fraction of memory accesses served by DRAM with high or low MLP and served by CXL with

high or low MLP respectively. The corrected average memory latency is

$$T_{\text{total}} = \alpha_1 T_{\text{DRAM, high MLP}} + \alpha_2 T_{\text{DRAM, low MLP}} + \alpha_3 T_{\text{CXL, high MLP}} + \alpha_4 T_{\text{CXL, low MLP}}. \quad (2)$$

We consider above array initially in CXL and linked list initially in DRAM. We also suppose that there is no space for placing both array and linked list on DRAM. Following SOTA, placing the array on DRAM means decreasing α_3 which leads to increasing α_1. However, if the DRAM is full it also means decreasing α_2, which leads to increasing α_4. Hence, the cold linked list is placed in CXL. This leads to more latency, as CXL latency is higher than DRAM latency. Letting the array in CXL is here a quite good choice, because high MLP cuts latency seen by CPU. If we considered the reverse situation, ie array in DRAM and linked list in CXL, it could even be more relevant to swap positions.

Hotness therefore measures how *often* data is accessed, but not how much each access *costs*: it is an unfaithful proxy of performance.

D. Does prior work solve the problem?

No. SOTA tiering systems such as TPP, Nomad, Linux NUMA Balancing Tiering (NBT) and Colloid all rely on hotness. On the paper's microbenchmark (one sequential, high-MLP "hot" thread and one pointer-chasing, low-MLP "cold" thread), they underperform even a naive *Cold-on-DRAM* placement, and fall behind first-touch allocation without migrations (NoTier) by 12–14% [1]. On real workloads such as `bc-urand` (GAPBS betweenness centrality on a uniform random graph), Nomad can be up to 217% slower than NoTier [1].

E. Problem definition, scope and success criteria

Problem. *Reduce the slowdown of memory-intensive workloads on tiered memory systems beyond hotness-based state-of-the-art systems, by reproducing and validating the AOL-based approach of [1] on our hardware and, if time permits, on PolyRack.*

Scope.

- *Infrastructure:* a two-tier server (local DRAM plus a CXL expander, or a remote NUMA node emulating it); PolyRack only as an extension.
- *Inputs:* the hot/cold microbenchmark of [1] and workloads provided by the teaching team, run with 10–90% of their RSS in the slow tier.
- *What we can change:* the initial placement of objects; the baselines' page-migration policies are used as they are.

Success criteria. The metrics used are the execution time on fixed workloads and the Pearson correlation between predicted and measured slowdowns. We aim to get better results than NoTier and hotness-based systems (SOTA) at the same DRAM capacity. All the measurements are going to be taken with respect to All-on-DRAM (all in the fast tier), the lowest slowdown achievable on this hardware. Since our hardware differs from the paper's, the reproduction is successful if the qualitative trends hold (ranking of the policies and sign of the improvements), not the exact numbers.




Fig. 1. Hypothesis tree. Solid: main hypotheses from [1]; dashed: alternatives we test in parallel. If H1′ holds instead of H1, the problem is migration overhead: we skip Q2 and evaluate SOAR directly, since it avoids most migrations.

F. Overview of the proposed solution [1]

AOL. The research shows that measuring the ratio of LLC stall cycles to total cycles of execution (P) is not precise enough; it tends to overestimate the slowdown of workloads with high MLP. The researchers came up with AOL, defined as AOL = Latency/MLP and computed using counters from the Intel PMU, and model the slowdown as $S = P \times K$, where K is a function of AOL: $K = f(\text{AOL}) = 1/(a + b/\text{AOL})$. The constants a, b depend only on the hardware and can be calibrated with microbenchmarks; this way the Pearson correlation between predicted and measured slowdown improves from 0.869 to 0.951.

SOAR (Static Object Allocation based on Ranking) profiles an application, ranks objects by their AOL-weighted contribution to performance, and places the highest-ranked objects in DRAM at allocation time. This yields near-optimal first placement and removes the need for most later migrations.

G. Project goals

With this project we aim to:

- reproduce the main results of "Tiered Memory Management Beyond Hotness" [1]: the failure of hotness-based metrics, the AOL-based slowdown predictor, and the gains of SOAR over SOTA tiering systems;
- if time permits, test AOL and SOAR on the PolyRack architecture [2] and quantify their benefit there.

II. Questions, Hypotheses and Tests

The main question is: how can we improve the performance of tiered systems by reducing total memory latency? We split it into 4 subquestions, to divide this problem into steps. For each question we give a hypothesis, an insight, and the test; where the evidence could point elsewhere we also state an alternative hypothesis. Questions are ordered by dependency (Fig. 1): a child hypothesis is tested only once its parent has been confirmed.

A. Q1: Can hotness be a faithful metric to measure performance?

- **Hypothesis (H1):** with the same amount of DRAM, placing the hot, high-MLP data in DRAM shows a higher slowdown than placing the cold, low-MLP data in DRAM.
- **Insight (I1):** out-of-order cores overlap independent misses, so high-MLP (often hot) accesses hide most of the slow-tier latency, while low-MLP accesses pay all of it.
- **Test (E1):** reproduce the hot/cold microbenchmark (sequential vs. pointer-chasing threads, cf. Fig. 1 of [1]) with static placements (All-on-DRAM, Hot-on-DRAM, Cold-on-DRAM) and migrations disabled, so that the migration costs are not taken into account during these measurements.
- **Alternative (H1′):** SOTA systems seem slower because of the cost of their migrations, not because they misplace data. To test this: run NoTier and the SOTA systems on the same benchmark and record the number of migrated pages. If the static placements perform alike but SOTA is slower than NoTier, H1′ holds.

B. Q2: If not, how can a better metric be defined?

- **Hypothesis (H2):** the AOL-corrected predictor $P \times K$, with $K = f(\text{AOL})$, correlates better with the effective slowdown than P alone and than hotness (sampled access counts).
- **Insight (I2):** the average stall cycles per LLC miss vary by up to $4\times$ across workloads [1]: MLP amortizes the latency, so a predictor that ignores it (LLC stalls/cycle, P) overestimates the slowdown of high-MLP workloads.
- **Test (E2):** for each workload, measure the slowdown on the slow tier together with the counters for P, AOL and access counts; calibrate a, b of K with the sequential/pointer-chasing microbenchmarks; compare the Pearson coefficients of the three predictors.
- **Alternative (H2′):** a simpler MLP-aware metric, the average LLC stalls per LLC miss without a fitted K, predicts the slowdown as well as $P \times K$. It is evaluated in E2 without the need for any other test.

C. Q3: With this metric, can we improve first data placement (SOAR)?

- **Hypothesis (H3):** SOAR achieves a lower slowdown than NoTier and every SOTA system at the same fast-tier capacity.
- **Insight (I3):** if SOAR finds critical objects, it places them in DRAM at the beginning (first placement). Having optimal first allocations allows us to avoid unnecessary migrations during execution.
- **Test (E3):** compare the slowdown of SOAR vs. NoTier, TPP, NBT, Nomad and Colloid on the selected workloads, at 10–90% slow-tier ratios.

D. Q4: Can these elements improve PolyRack?

- **Hypothesis (H4):** AOL-based placement (SOAR) reduces the slowdown on PolyRack with respect to its default memory management.
- **Insight (I4):** PolyRack disaggregates memory into dedicated memory servers reached through CXL, which creates a fast/slow memory hierarchy similar to a tiered server.
- **Test (E4):** run the same workloads on PolyRack with and without SOAR, and compare against the traditional tiered server.

III. Evaluation Methodology

A. Experimental setup

We will first reproduce the results on a traditional server, and only then move to PolyRack. Following [1], if no real CXL device is available the slow tier will be emulated with a remote NUMA node (lowering its uncore frequency and disabling its cores, which in the paper yields 90/190 ns fast/slow latencies). We will use the open-source implementation of SOAR (https://github.com/MoatLab/SoarAlto), Linux `perf` and the offcore/LLC performance counters needed to compute P and AOL, and `numactl`/cgroups to control the fast/slow-tier ratio. We assume that the teaching team provides access to a recent Intel server (exposing the offcore counters needed for AOL) with root privileges, so that we can read hardware counters, bind memory to NUMA nodes and tune the uncore frequency; experiments will run on bare metal to avoid virtualization noise in the measurements.

B. Workloads

We will use the workloads provided by the teaching team, including the home workloads of PolyRack for Q4, together with the hot/cold microbenchmark of Q1. As a starting point we will use `bc-urand` and other graph workloads from the GAP Benchmark Suite (GAPBS), which stress tiered memory with irregular accesses and allow a direct comparison with [1].

C. Baselines and metrics

Baselines: All-on-DRAM (upper bound), NoTier (first-touch, no migrations), and the hotness-based SOTA systems TPP, NBT, Nomad and Colloid. Metrics: slowdown relative to All-on-DRAM (lower is better), Pearson correlation between predicted and measured slowdown, AOL and average memory latency, and migration traffic (number of page promotions/demotions), all measured across several fast/slow-tier ratios (e.g., 10–90% of the workload's RSS in the slow tier). Every configuration is run at least three times; we report mean and standard deviation, and consider two policies different only when their means differ by more than the run-to-run standard deviation.

IV. Final Deliverable

A. Concrete goals

By the end of the semester we want to:

- have a working tiered-memory setup with SOAR running




Fig. 2. Sketch of the expected main result. All-on-DRAM is the zero line; NoTier is first-touch without migrations. AOL-based placement (SOAR) keeps the slowdown lower than hotness-based SOTA and NoTier across slow-tier ratios.

- confirm or refute H1–H3 (and the alternatives H1′, H2′) on the given hardware
- if time permits, provide a first evaluation of H4 on PolyRack

B. Expected results

We expect to end up with results similar to the graph (Fig. 2), where we can show, first, that SOTA systems might perform even worse than NoTier, and, second, that SOAR is better than both NoTier and all SOTA placement systems.

We will also show the predicted-vs.-measured slowdown scatter plot for P, $P \times K$, hotness and stalls/miss (Q2).

V. Plan and Milestones

Each milestone lists its deadline and the follow-up question it answers.

1) **Oct. 13:** proposal and presentation.
2) **Oct. 23:** environment ready: tiered (or NUMA-emulated) memory, SOAR code and baselines built, counters for P and AOL readable with `perf`. *Follow-up:* do the offcore counters give stable AOL readings on our setup?
3) **Oct. 30:** E1 done, including the H1′ test. *Follow-up:* does H1 hold on our hardware, or H1′?
4) **Nov. 12 (status report):** E2 done (K calibrated, Pearson coefficients of P, $P \times K$, hotness and H2′); first SOAR results on `bc-urand`.
5) **Nov. 27:** E3 done on all selected workloads and slow-tier ratios.
6) **Dec. 4:** (if time permits) E4 on PolyRack.
7) **Dec. 10 / Dec. 17 / Dec. 20:** poster, poster session and final report.

References

[1] J. Liu, H. Hadian, H. Xu, and H. Li, "Tiered Memory Management Beyond Hotness," in *19th USENIX Symposium on Operating Systems Design and Implementation (OSDI)*, Boston, MA, USA, Jul. 2025.

[2] P. Poorsarvi Tehrani, S. Lin, A. Ning, B. Falsafi, D. Atienza, T. Bourgeat, and S. Kashyap, "PolyRack: Servers for the Post-Moore Era," EPFL, 2026.